Regviz

Microchip Technology /ATSAMV71Q19 /UART0 /IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J21/UART0/IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXRDY)RXRDY 0 (TXRDY)TXRDY 0 (OVRE)OVRE 0 (FRAME)FRAME 0 (PARE)PARE 0 (TXEMPTY)TXEMPTY 0 (CMP)CMP

Description

Interrupt Enable Register

Fields

RXRDY

Enable RXRDY Interrupt
TXRDY

Enable TXRDY Interrupt
OVRE

Enable Overrun Error Interrupt
FRAME

Enable Framing Error Interrupt
PARE

Enable Parity Error Interrupt
TXEMPTY

Enable TXEMPTY Interrupt
CMP

Enable Comparison Interrupt

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data